+ http://bit.ly/vucodes (Link for Assignments, GDBs & Online Quizzes Solution)
+ http://bit.ly/papersvu (Link for Past Papers, Solved MCQs, Short Notes & More)+ Click Here to Search (Looking For something at vustudents.ning.com?) + Click Here To Join (Our facebook study Group)
koi solution upload kr dy plz
upload hai yaha pg num 3 par dhaikhn
cs501 assignment solution 2016
Idea For Question similar example : 1
Consider the following sequence of the instructions giving through the pipelined version of SRC?
Answer:- (Page 216) There is a data hazard between instruction three and four that can be resolved by using pipeline stalls or bubbles When using pipeline stalls, nop instructions are placed in between dependent instructions. The logic behind this scheme is that if opcode in stage 2 and 3 are both alu, and if ra in stage 3 is the same as rb or rc in stage 2, then a pause signal is issued to insert a bubble between stage 3 and 2. Similar logic is used for detecting hazards between stage 2 and 4 and stage 4 and 5.
idea for Second Question Similar Example:
Example # 1 Problem statement: Consider an I/O bus that can transfer 4 bytes of data in one bus cycle. Suppose that a designer is considering to attach the following two components to this bus:
Hard drive, with a transfer rate of 40 Mbytes/sec
Video card, with a transfer rate of 128 Mbytes/sec.
What will be the implications? Solution: The maximum frequency of the bus is 30 MHz10.
This means that the maximum bandwidth of this bus is 30 x 4 = 120 Mbytes/sec.
Now, the demand for bandwidth from these two components will be 128 + 40 =168 Mbytes/sec
which is more than the 120 10 These numbers correspond to an I/O bus that is relatively old.
Modern systems use much faster buses than this.
Mbytes/sec that the bus can provide. Thus, if the designer uses these two components with this bus, one or both of these components will be operating at reduced bandwidth.