CS501 ASSIGNMENT NO. 5, DISCUSSION AND SOLUTION( DUE DATE: 3RD JULY, 2013)

[RaJa AhMeD(MSCS)]

Plz Discuss this assignment

	Assignment No. 05 Semester: Spring 2013 CS501: Advanced Computer Architecture	Total Marks: 20 Due Date:  03-07-13
Instructions Please read the following instructions carefully before assignment submission. It should be clear that your assignment will not get any credit if: The assignment is submitted after the due date. The submitted assignment does not open or file is corrupt. The assignment is found to be copied from the internet. The assignment is found to be copied from other student. The assignment submitted is not according to required file format (.doc). Objective The objective of this assignment is: To assess your overall understanding of Computer Architecture and Organization To assess your overall understanding of Computer processing To assess your overall understanding of DMA, Polling and interrupts Note: The assignment should be in .doc format. Assignment .05 covers lecture 25-31. You can also consult reference books for help. Students are advised to submit their assignment as early as possible in order to avoid any sort of inconvenience like Load shedding etc.

 

 

Question No 1:                                                                                                     (10 marks) Suppose we have a benchmark that executes in 100 seconds of elapsed time, where 90 seconds is CPU time and the rest is I/O (Input/output) time. If CPU time improves by 50% per year for the next five years but I/O time doesn’t improve, how much faster will our program run at the end of five years? You are required to calculate the CPU improved performance and improved elapsed time.     After n years CPU/ time I/O time Elapsed time % I/O time 0 (Current Year)         1         2         3         4         5         NOTE: Theoretical answer will not be considered ______________________________________________________________________ Question No 2:                                                                                                      (4 marks) Consider a 20 MIPS (Microprocessor without Interlocked Pipeline Stages) processor with several input devices attached to it, each running at 1000 characters per second. Assume that it takes 17 instructions to handle an interrupt. If the hardware interrupt response takes 1msec, what is the maximum number of devices that can be handled simultaneously? NOTE: Theoretical answer will not be considered ______________________________________________________________________ Question No 3:                                                                                                        (6 Marks) Scenarios discussion: If we want the lowest latency for an I/O operation to a single I/O device; while in terms of lowest impact on processor utilization from a single I/O device then what will be the orders/arrangements of Interrupt driven, DMA(Direct Memory Access) and polling in both scenarios? Explain reasons. NOTE: Give answer within 3-5 lines. Otherwise answer will not be considered. ______________________________________________________________________ GOOD LUCK J

 

[J$ فقیہہ (BSCS 8th) ▬]

Thx allz

[Muhammad Arshad Mahmood]

how much faster our program run at the end of five year?

[B FOR FAZAL]

ok !

[3r313c0n0he07]

@BFSS

chavlay zayada marti hooo....

dosro ko tens krny k liyaaa.....

[Samar]

very bad sir faiz khan apki zuban pak ko bat pak krny ki tmeez pak nai hy 

[J$ فقیہہ (BSCS 8th) ▬]

Question no 2 is same as handouts

[fia]

the question # 2 given in handouts and the question given in our assignment is same !! BFSS sister is right.

[zeemal]

BFSS plzzz tell me the rite answerz!!!

[B FOR FAZAL]

which question ?

[zeemal]

for q2

[B FOR FAZAL]

i think answer is correct in handout, plz compare ur statement of q no 2 in  ur assignment and handout. ok

[Muhammad Asim Saeed]

us nay bola theorey nai chalnay wali :-(