We have been working very hard since 2009 to facilitate in your learning Read More. We can't keep up without your support. Donate Now.


+ Link For Assignments, GDBs & Online Quizzes Solution


+ Link For Past Papers, Solved MCQs, Short Notes & More

CS501 Current Final Term Papers Fall 2019 (15 to 26 February 2020) & All Solved Past Papers, Solved MCQs & Helping Material

CS501 Current Final Term Papers Fall 2019 (15 to 26 February 2020) & All Solved Past Papers, Solved MCQs & Helping Material

+ http://bit.ly/vucodes (Link for Assignments, GDBs & Online Quizzes Solution)

+ http://bit.ly/papersvu (Link for Past Papers, Solved MCQs, Short Notes & More)

+ Click Here to Search (Looking For something at vustudents.ning.com?)

+ Click Here To Join (Our facebook study Group)

Views: 600

Replies to This Discussion

Note: (This is Featured Discussion)

For Important Helping Material related to this subject (Solved MCQs, Short Notes, Solved past Papers, E-Books, FAQ,Short Questions Answers & more). You must view all the featured Discussion in this subject group. Click on the below link


View All Featured Discussions

Share Your Final Term Papers Fall 2019 (Questions/Pattern) & Past Papers as well here to help each other. Thanks


You can search the Solved Material related your subject from below link 

Click Here to Search (Looking For something at vustudents.ning.com?)

cs501 Final paper fall 2019 at 11:00am

Describe all steps of multiplication of floating point number.

What are the advantages of interrupt in Computer system?

Discuss the timing diagram for synchronous data communication?

FALCON A assembler ke in features main se 2 describe karne ka kaha tha 5 marks


Error log

List file

I/O port

Single step

Symbol table

Find the average access time of a level of memory hierarchy if the hit rate is 80%. The memory access takes 10ns on a hit and 100ns on a miss.

Direct Mapped Cache advantage and disadvantage.

If a DRAM has 512 rows and its refresh time is 9ms, what should be the frequency of row refresh operation on the average?

Instruction decode/operand fetch page no.186

CS501 Current Final Term Papers Fall 2019 (15 to 26 February 2020)

final paper cs501
1.a collection of microinstruction is called a microprogram.
2.under-run error ki statment the
3 hardware intrupet ka mcq
4 branc addres
5 intrupet latency
6 the tool loads a FALCON-A binary file with a (.binfa) extension
7 the .equ directive can be used anywhere in the source file to assign values to variables.
8 ard disk m sy platter and tracks k mcq thy
9RAID ka mcq tha aik
10 ALU is a combination of arithmatic
11 flash memory
12 cach ka mcq
13 cache hit ka mcq
14 little law
15 Which one of the following is the memory organization of SRC processor? 2^32 * 8 bits
16 The prior character that was received was not still read by the CPU and is over written by a new received character.
• Framing error
• Parity error
• Overrun error
17 In Multiple Interrupt Line, a number of interrupt lines are provided between the ____________ modules.
• CPU and the I/O (Page 283)
• CPU and Memory
18 The ________ is w-bit wide and contains a data word, directly connected to the data bus which is b-bit wide memory address register (MAR) .
• Instruction Register(IR)
• memory address register (MAR)
• memory Buffer Register(MBR)
19 In a DRAM cell, the storage capacitor will discharge in around ______________ ►4 -15 ms (Page 354)
20 What is the instruction length of the FALCON-E processor? ► 8 bits ► 16 bits ►32 bits
21 Which one of the following instructions is used to load register from memory using a relative address? ►la ►lar ►ldr
22 Taking control of the system bus for a few bus cycles is known as _____________. ►Bus Stealing ►Cycle Stealing (Page 317) ►Cycle Transfering
23 ___________ is the time for first bit of the message to arrive at the receiver including delays. ► Transmission Time ► Latency ► Transport Latency ► Time of Flight
24 __________ is/are defined as the number of instructions processed per second ► Throughput (Page 203) ► Latency Time to process 1 request. ► Throughput and Latency
25 Raid Level ____ is not a true member of the RAID family. ►0 (Page 330) ►2 ►3
###### question
1 feature of connection oriented
2 what is topology and its type
3 overflow of floating point wiyh example
4 branch instruction and addres
5 types of multiplexer detail 5 no ka ? tha
6 radix and diminshed radix complement form
boot recording wala math type ? ta

#paper of #CS501..

30% mcqs from waqar files and 70% from handouts..mostly mcqs cover the topic of interrupt, ROM, ISA..

Long question.. Raid level 0 and raid level 1(5).

Radix conversion (5).

Find bandwidth (5).


Circuit switching (3).

Booth algorithm (3)..

Plz Concentrate on handouts only instead of past papers..

Wish u all the best..

Another CS501 Paper

mujy tu five signal of 8 bits wala,(5) prom and eprom(3) daisy chain (5)floting point of multiplication (5) network types (3)or baki mathematical question thy

CS501 Advance Computer Architecture Current Papers Final Term Fall 2019

Current Paper CS501 (15-02-2020)


Mcqs 50% from past


Lookaside buffer

Data bus scenerio request/acknowledgment

Spatial locality and temporal locality


One numerical relevant to twisted cable 5 marks

Daisy chain

Float addition and subtraction

CS501 Advance Computer Architecture Current Papers Final Term Fall 2019

Today's cs501 paper (08:00 am, 18-02-2020)
Mostly mcq's from moaaz files and subjective also from past
Bohut easy paper tha


© 2020   Created by +M.Tariq Malik.   Powered by

Promote Us  |  Report an Issue  |  Privacy Policy  |  Terms of Service