CS501_ ALL Current Mid Term Papers
Fall 2017 at One Place
from 03 June 2017 to 14 June 2017.
For Important Helping Material related to this subject (Solved MCQs, Short Notes, Solved past Papers, E-Books, FAQ,Short Questions Answers & more). View Featured discussions.
For view all the Featured discussions click on the Back to Subject Name Discussions link below the title of this Discussion & then under featured Discussion corner click on the view all link.
Or visit this link
PDF Files downloading Solution from ning..
+ http://bit.ly/vucodes (Link for Assignments, GDBs & Online Quizzes Solution)
+ http://bit.ly/papersvu (Link for Past Papers, Solved MCQs, Short Notes & More)+ Click Here to Search (Looking For something at vustudents.ning.com?) + Click Here To Join (Our facebook study Group)
duaon main yaad rakhna
Difference b/w computer organization and computer architecture
Computer organization is concerned with the way the hardware components operate and the way they are connected together to form computer system while comp architecture is concerned with the structure and behavior of comp system as seen by the user. It includes information, formats, instruction set and techniques for addressing memory
MAR and MBR
The Memory Address Register takes input from the ALSU as the address of the memory location to be accessed and transfers the memory contents on that location onto the memory sub-system.
The Memory Buffer Register has a bi-directional connection with both the memory sub-system and the registers and ALSU. It holds the data during its transmission to and from memory.
What r the key components for defining any instruction set architecture (ISA).
Three key components define any instruction set architecture.
1. The operations the processor can execute
2. Data access mode for use as operands in the operations defined
3. Representation of the operations in memory
Dependent complication related to pipelining. With example...
Complications Related to Pipelining
Certain complications may arise from pipelining a processor. They are explained below:
This refers to the situation when an instruction in one stage of the pipeline uses the results of an instruction in the previous stage. As an example let us consider the following two instructions
S1: add r3, r2, r1
S2: sub r4, r5, r3
Guys i have done my Paper today
MCQ 17 thay jin main sy 15 meri apni file sy thay 2 new thay
Long questions are
A question was about RTL instruction and we have to tell Processor status for that
A question was about jumps with conditions we have to tell tell the processor state for that
Compare the registers of FALCON A and SRC
An equation was given and we have to write its RTL or STL codes
a question ADD R1, R2, R3
We have to tell which is opcode , which is destination register, which is source register A and which is source register b
Please guys help each other by sharing your papers
Our session is so static to help other
Pata nhi loog kyon khamosh hain
Ya to ning ko koi istamal hi nhi kr rha ya dosroon ki help nhi kr skty
Lakin agar hum daikhain to taqreeban 299 view hain jin main sirf 2/3 students ny papers share kiay hain
Shaied hr koi sirf help laina janta hy krna nhi
Please dont mind lakin jin ka paper abhi nhi hua wo share krien
Mera to ho gaya is liay main ny share kr diya
Best of luck to all of you
MCQs were 19 and four question were in subjective. 2 question of 3 marks and 2 question of 5 marks.
MCQs were from Moaaz file.
Write the function of microprogramming? 3 marks.
Structural RTL for uncondition jump mov ra , c2 5 marks
Write down three Advantages of microprogramming? 3 marks
One question is they have given PC num we have to tell how to memory will write and read as well as data bus. 5 marks
My Today's Paper.
P.s: confirm the mcqs by yourself :)
remember me in ur prayers.
Mcqs were from Moaaz files and few from handouts but easy.
1. Difference between micro and high
2. instruction was given and write what happens, it was related to registers,,, r[a] and r[b]
3. White address 1 and address 0 of given equation.(a mathematical equation was given)
4. Write stages of pipelining (question was related to it. but dont remember stages or they asked smthng else)
5. FALCON A and SRC
a. Write instruction length of both.
b. Write types and subtypes of FALCON A and SRC. 5 marks.