Q1 Marks = 15
Intel has introduced a number of multi-core products in recent years. You have to explain the general structure of the Intel Core i7 with the help of a Block Diagram.
Note: Explain the block diagram in your own language.
+ http://bit.ly/vucodes (Link for Assignments, GDBs & Online Quizzes Solution)
+ http://bit.ly/papersvu (Link for Past Papers, Solved MCQs, Short Notes & More)+ Click Here to Search (Looking For something at vustudents.ning.com?) + Click Here To Join (Our facebook study Group)
Please Discuss here about this assignment.Thanks
Note: You don’t need to go any other site for this assignment/GDB/Online Quiz solution, Because All discussed data of our members in this discussion are going from here to other sites. You can judge this at other sites yourself. So don’t waste your precious time with different links.
Please give idea about this
Intel Core i7 a Block Diagram.
tell me which pic is best thanks
Supports two forms of external communications to other chips:
DDR3 Memory Controller brings the memory controller for the DDR (double data rate) main memory onto the chip with the memory controller on the chip the Front Side Bus is eliminated Quick Path Interconnect (QPI) enables high-speed communications among connected processor chips
Intel R CoreTM i7 Processor Extreme Edition
Intel Core I7-960 [33, 40] is a 45nm technology general-purpose processor that
does ”everything” well. It targets high-end desktop, server, and workstation systems.
Concerning the computational power, it has 4 cores with four-way out-of-order
execution model and can use up to two threads per core, thus enabling fairly good
multitasking and multithreading. With a maximal frequency of 3.33GHz, it can
deliver up to 55GFLOPS. The high price for large programming flexibility is paid
with power consumption of maximal 130W. The core architecture is standard Intel
64 architecture , while the microarchitecture is based on Intel Microarchitecture
(Nehalem) . The main architectural features (that Intel is very proud of)
are the scalability (dynamical scalability and design-scalable microarchitecture)
and energy/performance efficiency. Block diagram of the processor is presented in
Many levels of memory (memory hierarchy) are used to hide memory latencies.
It has three levels of cache (L1- 32KB of instruction and 32KB of data cache, L2-
256KB for data and instructions, L3- 8MB) and integrated memory controller that
can support memory bandwidth of 25GB/s, which is also the maximal bandwidth
supported by the interconnect. The amount of supported DRAM is outstanding
The communication among the cores and between the cores and DRAM is done
via Intel QPI point-to-point link capable of providing 25GB/s.
u are great
Intel Core i7 block diagram
See the attached file please
its confusing ,there r many intel core i7 diagrams.plz any one tell kon si diagram ass mein use kerni hey or explantion kon si hogi
also in intel core i7 there are many versions and which description we entered in our assignments????
only general structure, no need to specify the version.